ABSTRACT A fault-tolerant hardening-by-design frequency divider has been proposed for clock and data recovery in a 28-nm CMOS process. By means of the mandatory updating mechanism, the proposed divider can update the state of the D flip-flops from an error state to a correct state so as to avoid single-event transient (SET) accumulation in different finite-state machines (FSMs). Our proposed divider also does not destroy the original structure and can, thus, greatly reduce performance degradation. Laser tests show that the threshold of the proposed divider can be significantly improved. The heavy-ion experiment shows good SET/single-event upset (SEU) tolerance during the ion strike under 83.7 MeV·cm 2 /mg.
I. INTRODUCTION
To improve the date rate of the chip-to-chip interconnects, the Serializer and Deserializer (SerDes) system should be used. Clock and Data Recovery (CDR) is a critical block in SerDes [1] - [3] . Phase Locked Loop (PLL) can be used to recover the clock and data. It has been considered as a sensitive point in space-deployed electronics [4] - [6] . Any disturbance in output clock phase will increase the bit error rate (BER). From a design point of view, the BER of SerDes should be as small as possible to meet the receiver interference tolerance test requirements of section 85.8.4.2 in IEEE standard 802.3, generally not exceeding 10 −12 in normal state. As shown in Fig. 1 , once a Single Event Upset (SEU) or Single Event Transient (SET) occurs in the frequency divider, it is very likely that the Phase Frequency Detector (PFD) will be disturbed, and thus that the charge pump will be disturbed; finally, this will affect the phase of the Voltage Controlled Oscillator (VCO) output signal and eventually lead to a decrease in BER.
The frequency divider and VCO are operating in the highest frequency in CDR, they are the most vulnerable modules under ion strikes. Many simulation approaches [7] , [8] and experimental techniques [5] , [9] about SET have been discussed to hardening VCOs [8] , [9] for reducing soft error. The data recently evidenced by Hafer et al. indicates that either the gain or the location of the frequency dividers can profoundly impact the normal error rate of PLLs [10] . Reference [11] decreases the effect of SET on the divider from the system level. A SEU-tolerant divider that can recover from an error state to a correct state with a redundancy detector is presented in [12] . This divider, which uses Triple Modular Redundancy (TMR) technology and redundancy calibration circuits, costs more than three times area and introduces new sensitivity nodes on calibration circuits. A SEU-tolerant frequency divider with a novel SEU-hardened latch is proposed in [13] . The results of that study are based on a simulation. This paper presents a novel hardening method for frequency dividers that can be used in the CDR of SerDes to maintain normal operation during an ion strike. Due to the mandatory updating mechanism, the divider is tolerant to the Single Event Effect (SEE) under 83.7 MeV·cm 2 /mg. In section II, the SEE concerning the divider of CDR is discussed. The structure and layout design of proposed divider are presented. In section III, information on the test setup are presented, the test results are presented. Conclusions are made in section IV.
II. PROPOSED FAULT-TOLERANT FREQUENCY DIVIDER A. SEE ON DIVIDER OF CDR
The operating principle of the frequency divider is shown in Fig. 2 . In normal condition, the divider acts as a finitestate-machine (FSM), and the state will change from ''up'' to ''down'' in circles.
The radiation sensitivity of the frequency divider increases with decreasing supply voltage and feature size scaling. The sensitive node in the unhardened frequency divider is influenced by particle attacks. The error mechanism is clarified with a divider-by-five in Fig.2(c) . Once a certain sensitive node has SEU, the frequency divider may output ''incorrect clock.'' The sequential logic elements and the DFFs make it easy for SET (glitches that propagate through the combinational circuit induced by a single radiation event) or SEU (incorrect values that are being latched in a sequential logic element) to occur.
Assuming that SEU occurs in Q3, either Q3 or Q1 should be determined as having the SEU. The state may change from 011 to 001 or 111. As Fig.2(b) shows, this situation may lead to an error input to the PFD of CDR, and the data cycle will be break, pulse widths of divider output will be prolonged or shortened, the PFD of CDR will detect the phase error and modulate frequency of VCO. Finally, the division ratio of divider change may cause an error bit of CDR.
As shown in the blue box in Fig. 3 , before the ion hits the frequency divider, the sampling clock is aligned to the middle of the data. When an SEU occurs and lasts for a short time, the output frequency may change; when this is compared with the ideal waveform, a phase error will be introduced. As shown in Fig. 1(b) , if the output period changes from T1 to T2, the phase of the SEE sampling clock will drift by about S1 from the ideal sample clock. As the sampling point drifts, the input data of D3 and D4 are sampled uncorrected by the SEE clock, and the BER may thus increase.
As shown in the yellow box in Fig. 3 , when an SEU occurs and lasts for a long time, the VCO control voltage may exceed the operating range and lead to loss of oscillation in the VCO; this means that there are no feedback clock to PFD, which may cause the CDR to get out of locking state after a few UIs. To recover the locking state, hundreds of UIs are needed to train the CDR. The BER may greatly increase during this training time.
B. HARDENING STRATEGY FROM STRUCTURE ASPECT
TMR is an effective method of preventing SEUs. In conventional TMR technology, three replicated modules are combined, and the output is calculated and selected by a majority voter [6] . The output of the module that receives the SEU is incorrect, while the other two modules that do not receive the SEU will output the correct value. The majority voter circuit has the function of ignoring the faulty value and outputting a correct value because the other two modules still remain in the correct state. However, if two redundant modules are influenced by the SEU, the TMR mechanism will fail. The proposed divider in Fig.4 (b) does not have another area penalty and power consumption compared to the TMR divider with correction circuits. No more redundant calibration circuits are used. The proposed divider can recover the error in a short period of time. As the schematic in Fig.4(b) shows, unlike the conventional TMR divider in Fig.4(a) , which consists of three independent dividers, the FSMs in the proposed divider are correlative. The faulty value and the correct value from the other two backup FSMs are input into a voter, which can in return output a correct value to update the fault value from the SEU FSM in a few taps. Fig.5 shows the operating principle of the proposed divider. FSMs can influence each other. As the green box shown in Fig.5 , assuming that FSM1 and FSM2 experience ion hits, d5_1 experiences a SET, and d5_2 experiences a SEU, the final output d5_TMR does not have any errors. After five taps, the value of the SEU node is updated by the correct value. The situation in the yellow box shows the accumulation effect of the conventional TMR frequency divider. When an SEU occurs at the first divider (DIV1), the phase drift is held; when an SEU occurs at the second divider (DIV2), the conventional TMR frequency divider will output an incorrect signal, which will finally lead to the frequency disturbance of the VCO. Thus, the BER may increase due to SEU accumulation in the conventional TMR frequency divider. This situation depicted in the yellow box can be avoided through use of our proposed divider, because the minimum operating frequency is in the hundreds of MHz and the possibility of an SEU occurring in two different FSMs over a few nanoseconds is low. Moreover, the incorrect state of FSM is updated in a matter of a few nanoseconds; therefore, we can assume that the proposed divider is tolerant during SEE.
As shown in Fig. 6(c) , the DFF structure does not need to change with the traditional frequency divider, only to cut off the Q1 node in the divider-by-5 and then insert a voter between the output of DFF1 and input of DFF2. As shown in Fig. 6(b) , if the delay of the voter is smaller than the delay of the NAND gate, the maximum operating frequency does not degrade in our proposed divider.
C. HARDENING STRATEGY FROM LAYOUT ASPECT
As shown in Fig.7 , the area of the voter is relatively small compared to the whole system. The risks of the voter are often ignored; however, the voter in the proposed divider is the only weak point from a design perspective. The SET that takes place in the voter destroys the stability of the divider because the SET that occurs in the voter makes all the DFFs have an error value. Incorrect values result and are latched in a sequential logic element.
Increasing the size of the voter can increase the drain capacitance of each transistor, and can thus reduce the SET current; however, this will cause an increase in the voter delay. Another method of hardening the voter should be used to decrease the maximum operating frequency.
There is also another risk: when the particle energy or the angle of the ion is large, the scope of the impact may also be large, and may moreover be affected by two FSMs, meaning that the voter will be unable to block the SEU.
Layout hardening methods are used to decrease the SET current induced by ions. Previous work [14] - [16] such as ''guardring'' or the source-isolation technique has shown the effectiveness of such Radiation-Hardening-By-Design (RHBD) structures in mitigating the charge collection. To minimize the charge collected by the hit device, reversebiased diodes are placed near the drain regions, a technology knows as guard drains [17] . The dummy transistor-hardening technology is similar to guard drain technology [18] , but more effective, because the drain near the hit point can be placed closer than is possible for traditional guard drain technology because of violations of the Design Rule Check (DRC).
Accordingly, the voter that we designed selects a hardening method based on dummy transistor-hardening technology. As shown in Fig. 8 , the voter is designed to have the same structure as the conventional voter. We make some changes to the dummy transistor-hardening technology to improve the anti-radiation capability of voter. The radiation-hardened cells (RHP, RHN) take the places of the original NMOS and PMOS transistors. The cells are consists of four transistors. The functional transistors can maintain the function of voter. The others are the dummy transistors that help to reduce the SEE currents. The gates of the dummy transistors are connected to GND/VDD (dummy transistors will not affect the normal operating state of the voter). The distance from the middle point to the well contact cannot exceed 2µm.
The DFF layout only uses a well contact to harden and exclude the dummy transistors; otherwise, the area would be too large and the frequency reduced. To avoid a particle affecting both FSMs simultaneously, the FSMs are placed at a distance of 6µm from each other, as shown in Fig.7 . 
III. VERIFICATION AND TEST RESULTS

A. TEST CHIP DESIGN
To demonstrate the performance of the proposed frequency divider, we design a test chip using 28nm CMOS process. The proposed frequency divider is shown in Fig.9(a) . The package is chip-on-board (COB). It comprised the proposed divider by 5/2 and the hardened VCO. Divider-by-2/5 were designed using the mandatory updating mechanism strategy. The hardened VCO and its bias circuits are presented in Fig. 9 . The VCO itself was hardened using the TMR strategy. The oscillator was used to provide the clock signals for the proposed divider. The bias circuits were hardened using guard drain technology and other useful technology. The unhardened divider used in PLL also tested is shown in Fig. 9 . The unhardened PLL is used in SerDes and the package is ball grid array (BGA). The photo is shot by means of an infrared camera.
B. LASER TESTING
The pulsed-laser technique is effective for evaluating singleevent characterization [19] . A pulsed-laser technique was utilized to investigate the performance of the proposed divider. Before the actual test run, the jitter value corresponded to the worst-case jitter expected to be observed without irradiation. Fig. 10 (a) presents the ideal waveforms of VCO output. As Fig. 10 (c) shows, the output frequency and pulse width of DO is almost constant. In the actual test run, Fig. 10 (b) shows the waveform of VCO occur SET, while Fig. 10 (d) shows the waveform of the divider when the pulsed-laser irradiation has induced SET/SEU. The jitter attributable to the inherent characteristic should be excluded. A prolonged or shortened pulse width with a deviation greater than the nominal duty cycle can be regarded as SET/SEU in the divider.
As shown in Fig.11 , The test chips are test by pulsed laser in National Space Science Center, Chinese Academy of Sciences, Beijing. As shown in Fig.11 , single photon absorption (SPA) was illuminated at 1064 nm laser wavelength from the backside to avoid interference metallization on the front side. The laser spot size was 1µmX1µm. The scanning areas are the red box (divider-by-5) in Fig.9(b)/(d) .
The pulsed-laser technique was performed to investigate the performance of the proposed divider. Before the test, the VCO of the PLL oscillated at an operating frequency of 1GHz, and the output of the unhardened divider was 100MHz. The TMR VCO in testchip1 oscillated at an operating frequency of 2.7GHz, the divider output was 54MHz. During testing, the laser was scanning the VCO area of the test chips. The pulse width of DO1/DO2 was continuously measured by means of a Keysight oscilloscope sampling. When the pulse width was prolonged or shortened, the waveforms were recorded. As shown in Fig.12 , the threshold value of the unhardened divider, proposed divider are 1150pJ, 2400pJ respectively. At 1900pJ of laser energy, the PLL with unhardened divider lost lock and could not be recovered until the PLL reset again.
C. HEAVY ION TESTING
Similar to the laser test, before the heavy ion test run, the jitter value corresponded to the worst-case jitter expected to be observed without irradiation. Before the test, the VCO of testchip1 oscillated at an operating frequency of 2.7GHz, and the output of the proposed hardened divider was 54MHz. All testing was performed at a nominal power supply voltage of 0.9V and at room temperature.
The pulse width of DO1/DO2 was continuously measured by means of a Keysight oscilloscope sampling. When the pulse width was prolonged or shortened, the waveforms were recorded. If the proposed divider experienced a SET or SEU, the ratio between pulse width and period was changed from 3:5 to another value. Much like the situation in Fig.10(d) , if the pulse width was prolonged or shortened, the waveforms were recorded. As Fig.14 shows, heavy ions with Liner Energy Transfer (LET) of 9 to 83.7MeV·cm2/mg were irradiated normal to the chip surface for evaluation in the Heavy Ion Research Facility (HIRF), the characteristics of which are listed in Table 1 .
As shown in Fig.14 , the heavy-ion testing revealed that the proposed divider is tolerant of SET/SEU, as the output phase duty ratio was unchanged during the test. This is because the VCO has been hardened via the TMR strategy as the waveform of Fig.10(d) was not observed, the cross-section of the proposed divider was assumed to be 1 × 10 −8 cm 2 . The oscillator also does not have SET.
The performance of the proposed divider is summarized and compared to other published CMOS divider s in Table 2 . 
IV. CONCLUSION
In this paper, a fault-tolerant hardening-by-design frequency divider has been proposed. Inserting the voter into the divider feedback loop provides the divider with an updating mechanism that allows it to change an error value to the correct value. Unlike traditional TMR technology, our proposed method does not require an additional area penalty or increased power consumption, and moreover does not destroy the original divider structure, resulting in significantly reduced performance degradation. The proposed divider thus avoids the accumulation of SEU in different FSMs and can therefore obtain very good soft error performance. The test chips were fabricated using 28nm process to analyze the effectiveness. The radiation and laser test results demonstrate that the proposed scheme has good radiationhardening capability. No erroneous pulse was observed up to a LET of 83.7 MeV·cm 2 /mg. The threshold of proposed divider has been significantly improved compare to the unhardened frequency divider.
